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ABSTRACT
Abstract
Silicon Carbide has superior advantages for use in Solid State Power Device
applications due to its wide band gap property. This property gives Silicon Carbide the ability to
operate in high temperature environments and in high voltage -applications. However, the issue
of processing presents a roadblock for Silicon Carbide and inhibits its potential usage in the
power semiconductor industry. It is difficult to fabricate a perfect Silicon Carbide device
because it involves so many factors, such as the existence of interface traps that appear at the
interface between the Silicon Carbide semiconductor and the overlying silicon dioxide layer.
These interface traps scatter the electrons in the surface inversion layer and lower the electron
mobility, thereby, increasing the ON resistance of a Power Semiconductor MOS Device. Since
the Silicon Carbide Power MOS device is a relatively new material, extensive studies will be
required, similar to silicon, to reduce the number of interface traps and improve the electron
mobility.
There are many techniques to measure the interface trap density in MOS device. In
this thesis, the author discusses the Thermal Stimulated Current (TSC) technique to investigate
the interface trap density in Silicon Carbide MOS devices. The Current vs. Temperature
measurement provides a direct translation of interface trap density as a function of trap energy
level in the Silicon Carbide bandgap.
The mobility of electrons in the Silicon Carbide Power MOSFET device is affected
when the interface trap density is large. In order to study the effect of interface traps on electron
1
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mobility in Silicon Carbide MOSFET Power device, we examine the use of the Linear Voltage
Ramp (LVR) measurement and 10 - VGS measurement. The Linear Voltage Ramp method
measures the gate current vs. gate voltage when the drain and source of the device are applied a
triangular waveform at a certain ramp rate. The 10 - VGS measurement are conducted with a
fixed small value of drain to source voltage. From the Linear Voltage Ramp plot and 10 - VGS
plot, the data is extracted to plot the inversion layer mobility as a function of gate voltage. In
addition, the switching characteristics of Silicon Carbide MOSFETs have been examined, from
which the mobility of the electrons in the Silicon Carbide MOSFET device can be calculated.
2
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Chapter 1
Introduction
The advances of microelectronics have created many demands on new types of
material. These demands are to ensure that the device performs flawlessly in the condition
predicted. Moreover, these new materials could create new devices that operate under
conditions where it was not possible to achieve in the past. Superb reliability, accurate testing
method and effortless manufacturing process have always been the subject ofpast research.
1.1 Background
Silicon has been the number one choice of materials for the past 40 years. It is in an
almost perfected stage through extensive research for so many years, it is inexpensive to
manufacture and it performs very reliable at room temperature. However, as modem electronics
move to a more advanced level with increasing complexity, materials other than silicon are
under consideration. Several areas where Silicon has difficulty are in high temperature
environments and high voltage conditions. Unlike silicon, silicon carbide is a better choice for
use in high. temperature environments and high voltage conditions due to its wide band gap
property. Possible applications are integrated sensor systems in aircrafts or automobiles where it
has to monitor combustion and integrated voltage switches to replace mechanical switches in
electric generators. Both cases offer a substantial amount of savings in cost, increasing
reliability, smaller·size and reduce weight. Cost savings is achieved from using fewer external
3
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components such as cooling systems and cables. Reliability is increased because everything is
integrated. Size and weight are reduced through using integrated parts and the elimination of
external components. All of the benefits go to the consumers as they have less expensive and
more reliable products.
1.2 Properties of Silicon Carbide
1.2.1 High Voltage, High Current properties
In the past few years, solid-state microelectronics applications have focused on low
power; however Silicon Carbide (SiC) brings solid-state microelectronics to a new horizon by
expanding to applications in the high power sectors. Silicon Carbide is capable to block higher
voltages than silicon by a factor of lOX, for the same thiclmess of material, due to its higher
electric field breakdown strength. Lower ON-resistance, larger current handling capability, and
higher thermal conductivity are also advantages with SiC over Silicon.
Demands in new technology, such as electric· cars or hybrid cars, require electronics
that are capable of storing a large amount of energy in a battery. Mechanical switches that are
controlled by silicon-based electronics can be used but silicon carbide can simplify the design
by integrating the mechanical parts into solid-state circuitry. SiC will further reduce the cost
and weight while increasing the system reliability.
1.2.2 High Temperature
The main enemy of solid-state semiconductor power devices is heat. Silicon-based
electronics have poor reliability in high temperature environments. There are many ways to
4
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combat a rising temperature. A first method is to reduce the input drive power, which is
accomplished by isolating the input terminal from the output. This is easily accomplished in
MaS power semiconductor devices as compared with bipolar devices. A second method is to
reduce the ON-resistance, which is a source of heat dissipation. A third method is to introduce
cooling techniques, which take up space, add extra weight and consume extra power from the
supply. This is very impractical for portable devices. A fourth method is to decrease the
thermal resistance to the heat sink with appropriate materials, such as copper; however, this
adds weight, size and cost to the semiconductor· device. A fifth method is to use a
semiconductor, such as silicon carbide, which has a thermal conductivity higher than copper at
room temperature. Silicon Carbide works in a high temperature environment and, therefore, the
need of an extra cooling is greatly reduced. SiC also can be used a sensor in a high temperature
and radiation environment together with appropriate support electronics.
1.2.3 Wide Bandgap Property
if\. %\
1.1 :'--eV ';
_Y-",'_.- 3.03: eV
Si
,
o
\if
6H-SiC
%\
;
I
3.26; eV
o
I
I
I
\V
4H-SiC
'1'
I
I
I
I
I
I
I
I
!Si02
,
L
I,
I
91 eV
I
I
I
I
I
I
I
I
I
W
FIGURE 1.1: Energy band gap of Silicon, Silicon Carbide, and Silicon Oxide. Energy
band gap of 4H-SiC is almost 3X ofSi
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The energy band gap of 4H Silicon Carbide is 3.03 eV [3] as compared with 1.1 eV for
silicon at room temperature. This wide band gap property makes the electrons/holes harder to
jump to the conduction band from the valence band at room temperature. For example, the
intrinsic carrier density nj= 1010 carriers/cm3 for silicon, but for SiC the value of nj = 10-6
carriers/cm3 [3] - a reduction of 17 orders of magnitude at room temperature! Thus, even at
elevated temperatures, the generation-recombination of electrons and holes is still difficult. This
translates into a better stability in long-term operation of the Silicon Carbide Power MOS
device at an elevated temperature and high power handling at high breakdown fields.
1.3 Limitations in Silicon Carbide Power MOS Device
1.3.1 Silicon Carbide Crystal Growth
Research has been focused on increasing the wafer diameter and increasing the growth
rate. In the beginning, the wafer diameter grown was I-inch single crystal wafers by CREE. At
present, 2 inches wafer and 3 inches wafer ofboth 4H-SiC and 6H-SiC are available publicly on
CREE website [3]. But at 3 inches, the wafer is still very small for a production line and the
price would be very unattractive for the average consumers.
1.3.2 Ohmic Contact Formation
Silicon Carbide has a tendency to form high resistance ohmic contacts [8]. Since Silicon
Carbide has a large current passing, a small resistance could mean a large voltage potential drop
and this is very intolerable. In RF/Microwave design, this added ohmic resistance would lower
6
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the maximum gain ofthe device. Moreover, the ~hmic resistance will dissipate more energy and
create more heat.
1.3.3 Interface Trap Density
Interface Traps in Silicon Carbide power MOS device are distributed randomly in
energy across the band gap. A device with a large number of trap densities will affect the
performance of the device because they steal the carriers from the channel thus lowering the
conduction current of the Silicon Carbide. Moreover, the stolen carriers that are trapped will act
as a charge scattering center [9]. In the past, researchers have been able too reduce the number
of Interface Traps Density. In the few next chapters, the author will discuss Thermal Stimulated
Current technique to measure the interface traps in Silicon Carbide Power MOS device.
An effort is also given in this thesis to measure the mobility as a function of gate
voltage at the presence of interface trap density. The interface traps affect the mobility of the
Silicon Carbide and thus cannot be ignored.
1.4 Adoption Of Silicon Carbide In Industry
Silicon Carbide is only available from a few selected industries due to its price and
feasibility in production. NASA has extensive research in Silicon Carbide. One of the products
they have fabricated is a Miniature Porous SiC Selective Hydrocarbon Gas Sensor [2]. It works
in a temperature range of 100- 500 C. It is constructed from 6H Silicon Carbide.
CREE has released many products on Silicon Carbide. One of the products is an
RF/Microwave power MESFET device that operates at a high voltage and has higher input and
7
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output impedance and higher gain. In microwave amplifier application using Silicon Carbide,
the device has a higher gain, superior noise to signal ratio and have broadband capability.
Therefore the requirement in the design is easilymet and superb performance is possible.
1.5 Scope of This Thesis
The research described in this thesis is concentrated on the study the SiC/Si02 interface.
A LabVIEW™ program is utilized to simplify the measurements of the Silicon Carbide MOS
Power Device.
The Ist chapter, Introduction, describes the progress of Silicon Carbide up to the present
time. It lists what the advantages and disadvantages are of using Silicon Carbide. The interface
trap density is introduced as a background ofmeasurement in the following chapters.
The 2nd chapter investigates the switching performance in 6H Silicon Carbide Power
MOSFET device. From the switching characteristic measurement, the mobility of the device
can be extracted.
The 3rd chapter discusses the Thermal Stimulated Current (TSC) measurement to find
the traps at the SiC-Si02 interface. A Thermal Stimulated Current (TSC) program using
LabVIEW™ has been written to perform a computer-aided data acquisition of the current
versus temperature for Silicon Carbide devices. These measurements are used to extract the
interface trap density, Dit, versus trap energy in the silicon carbide bandgap.
Chapter 4 describes a method to combine a Linear Voltage Ramp (LVR) measurement
and 10 - VGS characteristic measurement to obtain the electron mobility in Silicon Carbide
Power MOS Devices as a function ofgate voltage.
8
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Chapter 5 is the conclusion of the work done by the author at Sherman Fairchild for
Solid-State Studies.
Appendix A is an overview of the Silicon Carbide devices tested in this research. It
contains the layout of the device as well as information about the device such as oxide thickness
and size of the device.
Appendix B is an overview of the LabVIEW™ programming language employed in the
study of the TSC measurements.
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DEVICES
Chapter 2
Switching Characteristics of
Silicon Carbide Power MOS Devices
Switching Characteristic in Silicon Carbide can be influenced by several parameters.
For example: the overlap of drain-source with the gate will create parasitic capacitance effect in
the device. The presence of interface traps also has undesirable effect on switching
characteristic of the materials because it shifts the threshold voltage and affects the mobility of
the device [10]. Moreover, the existence of gate resistance, load resistance and load capacitors
will affect the switching performance of the device.
2.1 Input Capacitance Consideration
Non self-aligned MOS device has overlaps between gate-source and gate drain. These
overlaps form capacitance parasitic between gate-source and gate-drain.
Gale
Source Drain
~ .~I;--"CGS CGO
N+ ) l N+
p. substrate
FIGURE 2.1: Overlap between Gate-Source and Gate-Drain in Non Self-Aligned device
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These capacitances will reduce the switching perfonnance of the device because of the
time required to charge the capacitors between transitions. Coupled with a resistance at the gate,
it will create a time constant to charge and discharge the capacitor. The amount of currents
passing the device and the channel length are the main factors on how to reduce the propagation
delay time to improve switching perfonnance.
v+---r---------+----..
Tine Tine
v-+-~-___:::;;;J ....-----+----~....;;:__
Tine Tine
Figure 2.2: The ideal time delay constant caused by the overlap capacitances.
FIGURE 2.3: Circuit Test Setup
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When the voltage provided by the function generator (VG) is switched to another state,
the Voltage at VGS will slowly raised. The speed depends on the value of the input resistance,
the overlap Gate-Drain capacitance and the Gate-Source capacitance. From the switching
characteristic, it is possible to find the effective length of the device.
2.2 Mobility Extraction from switching characteristic
The switching.characteristic provides enough data to measure the electron mobility in
the channel or inversion layer of the MOS device. The equation is described as
(2.1)
where J.L is the electron mobility, los is the drain to source current, Cox is the oxide capacitance,
W is the channel width of the device, L is the channel length of the device, VGS is the gate to
source voltage, VT is the threshold voltage and Vos is the drain to source voltage.
2.3 Experiment Setting and Results
Before testing the Silicon Carbide MOSFET power device, the working range of the
device must be found out from 10 - Vos plot to ensure a good measurement. The 10 - Vos plot
results for a 6H Silicon Carbide MOSFET with WIL =500J.LmllOJ.Lm is shown in Figure 2.4.
12
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ld·Vd Characteristics
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FIGURE 2.4: 10 - Vos characteristic of6H Silicon Carbide MOSFET with WIL =500J.lrn/l0J.lm
The load resistor and gate resistor can be found from the plot above by drawing a line
across the Io-Vos plot. The intersection point is the llR load. The measurement of switching
characteristic,is next. The setup diagram is in Figure 2.5.
T.1Iirom CHI
TDS~
0JdJlO<O<41' em
FIGURE 2.5: Switching Characteristic Measurement Setup.
The measurement uses LabVIEW™ program to collect the data from the Tektronix
TDS 460 Oscilloscope and HP 33120A Function Generator. A voltage source V00 is required to
power the device. The interface window of the program is shown in Figure 2.6.
13
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FIGURE 2.6: LabVIEW™ window for Switching Characteristic measurement.
The result is then plotted in Microsoft Excel (Figure 2.7) to obtain good resolution. Figure 2.7
gives enough data to start the mobility calculation in the on state conduction. From Figure 2.7,
Vns is found to be 2.22 Volts. VGS is 9.52 Volts. The threshold voltage is 7 Volts from In - VG
measurement (Done by another student). Calculation to get oxide capacitance (Cox) is
8.854.3.9.10-14 J%
Cox =E ox = . 8 em =8.633 .10-8 F/ 2
Tox 400 ·10- em / em
14
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The current los is given by:
IDS =VDD - VDS =lOV - 2.2V = 5.53 .10-5 A
& 141KQ
Therefore using equation 2.1, the mobility is:
IDS
jln = W VDS 2
Cox' _. {(VGS - VT) .VDS --}
L 2
5.53.10-5jln=---------------
8.633.10-8 • 500 . {(9.52 -7).2.22 _ 2.22
2
}
10 2
jln = 4.lcm 2 IV.s
(2.3)
(2.4)
(2.5)
(2.6)
The mobility is found to be a low value of4.1 cm 2/v-sec from the switching characteristic data.
The low mobility can be caused by several factors such as the large amount of interface traps in
the surface of device. These interface traps lower the mobility of the device by stealing the
carriers from the channel. The trapped carriers will also act as scattering centers that disrupt the
flow of another carriers in the channel. The surface roughness of the device also lowers the
mobility especially when the VGS applied is high.
15
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SWitching Characteristic in SiC
RG =5Ki}, RL=141K n, VG1=10V,Voo= 10V
frequency =1KHz, WIL=500/t.mI10/Jm I--vgsl__Vds
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FIGURE 2.7: Switching Characteristic result.
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Chapter 3
Interface Trap Density Extraction from
Thermal Stimulated Current (TSC) Measurements
Growing Silicon Carbide wafer requires a high degree of precision and often very hard
to accomplish. Unwanted impurity element can be introduced to the wafer if the growing
process is not clean and non-ideal conditions can bring extra oxygen and silicon ions in the
oxide. Such cases cause the interface trap density that will affect the behavior of Mas device
by trapping the carriers from the lattice [10].
3.1 Thermal Stimulated Current Measurement Background
Thermal Stimulated Current (TSC) is a method to measure interface trap density by
measuring the current of a heated device. The Current vs. Temperature characteristic can. be
derived to get the interfacial trap distribution along the band gap. The experiment setup is
applied to a P-type Silicon Carbide MaS capacitor. The gate of the MaS capacitor is connected
to a function generator. The current is measured at the substrate.
When the device is switched from accumulation to deep depletion at high temperature,
the traps in the lower half of the band gap discharge their holes in a short period of time.
However, if the device is switched from accumulation to deep depletion at low temperature, the
traps in the lower half of the band gap discharge their holes much slower. But if the temperature
17
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is raised, the traps will speed up the discharge of their holes. This in turn will cause current to
flow.
E
____ c
Empty
States
•.•..-.------.----- 'E·
·1
~------ ~
'Ev
The accumulation
mode
£.1
~+----'~
Ev
The noIi,.~teady­
state mode during
surface emission
£.1
~---~
'Ev
The quasi-
equilibrium
inversion mode
FIGURE 3.1: lllustration of generation and recombination in P-substrate material. When the
voltage at the gate switches from negative (Accumulation) to positive (Deep
Depletion)
3.2 Generation - Recombination in Silicon Carbide
There are four types of Generation - Recombination in Silicon Carbide: Hole capture,
hole emission, electron capture, and electron emission [5]. Hole capture is the release of valence
band holes to the trap band. Hole emission is the release of holes from the trap band to the
valence band. Electron capture is the release of covalent band electrons to the trap band.
Electron emission is the release of electrons from the trap band to the covalent band.
18
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FIGURE 3.2: Capture and emission possibility for electron and holes
According to Shockley, Read, Hall theory [1], the equation for electrons and holes
capture and recombination is:
Electron Capture, RA = (j n •V th •n .(NT - nt )
Electron Emission, RB = en .nt
Hole Capture, Rc = (j p • V th • P .nt
Hole Emission, RD = ep • (NT - nt )
(3.1)
(3.2)
(3.3)
(3.4)
Where (jn are electrons capture, (jp is holes capture, en is electrons emission, ep is the holes
emission, n is the electron concentrations, p is the holes concentration and nt is the density of
occupied traps at energy ET •
The sum of the capture and emission rates will change the occupancy of the traps as
described in the following equation 3.5:
(3.5)
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3.3 Theory .
The theory to relate current vs. temperature characteristic with the interface trap density
was first introduced by 1. G. Simmons and G. W. Taylor [4] and discussed by Yu Anne Zeng in
her Thermal Stimulated Current in.Silicon Carbide Proposal [8]. The 1- T characteristic is a
direct reflection of the interface traps energy distribution. The Silicon Carbide will be heated at
a constant increasing temperature from room temperature to a high temperature. The equation is
described below as:
.T=~·t+~ (3.6)
where T is the present temperature (<x), f3 is the heating rate (<xis), t is the time to increase the
temperature to the next level (s), To is the initial temperature (<x).
In this measurement, the temperature axis can be converted into trap density by:
(3.7)
where ET is the energy ofthe interface trap referenced to the valence band, Ev, fJ is the heating
rate(or<Js), and v is the attempt to escape frequency (Hz).
To obtain the attempt to escape frequency (v) from the measurement, the I - T
measurement has to be taken twice with different heating rates. The equation is
T2·logP2-1i·\OgPI_I.66
V =10 T2-:1i (3.8)
where TI and T2 are both temperatures when the graphs ofl - T reach the peak and ~I
and ~2 are the two different heating rates.
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The attempt of escape frequency v can also be found using equation 3.9 below:
(3.9)
where in the 6H Silicon Carbide device, the value of O'p is 10-14 cm2, Vth is 107 cm/s and Nv is
At the Y-axis, the current measured can be converted to the trap density by equation
(3.10) below
(3.10)
where Dit is the trap density (traps/cm2.eV), I(T) is the current at that temperature (A), q is the
charge with a value of 1.6.10-19 C/traps, A is the area of the device (cm2) and M (eV/s) is
described as
M _12.....;..f3---,'(Er,-=---~~)
T
Combining equation 3.7, 3.10 and 3.11, the traps density at an energy level ET is:
( ) I(T)· T ( -4 [ (v)] )Dit Er - Ev = . 1.92 ·10 . T· log - - 3.2 - 0.0155q . A .1.2 .P . f3
(3.11)
(3.12)
Therefore, the Current Vs Temperature graph can be extracted into Dit vs. ErEv graph and the
distribution of trap across energy can be found directly using the above equations.
3.4 Measurement of Interface Trap Density at the Band Edge at Room
Temperature (260 Celsius)
There are several critical factors that need to be considered to improve the accuracy of .
the Thermal Stimulated Current method to measure the trap density near the band edge. The
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first factor is the choosing the initial temperature where the swface of the device is switched
from accumulation into deep depletion. The second factor is the time length between switching
the swface of the device into deep depletion until measuring the holes emission.
As a general rule, the holes will start to recombine if the temperature is high enough.
The holes will start to recombine after the device surface is switched to deep depletion when the
temperature is high enough. If the current measurement is not taken instantly, the initial holes
recombination will not be recorded, thus the traps near the band edge will notbe recorded. The
equation is as follows:
(3.13)
Rewriting the equation:
(3.14)
where ET- Ev is the difference between the trap energy and the valence band, Ev, and ka is
Boltzmann's constant, T is the present temperature (or<.), (J"p is the holes emission cross section
(cm2), vth is the thermal velocity (ctn/s), Nv is the effective density of states (cm-3) and T p
holes emission time (s).
For Silicon Carbide, the value of O'p is 10-14 cm2, Vth is 107 cm/s, Nv is 1019 cm-3 and kBT
at room temperature is 0.026V. The plot ofET-Ev vs. time delay when the measurement starts at
room temperature of26°C is given in figure 3.3:
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Figure 3.3: ET - Ev Vs time delay at room temperature of26°C
It is possible at room temperature that the trap density near the band edge is measured.
fu order to do this, the measurement must be taken almost instantly after the surface of the
device is switched from accumulation to deep depletion. Rewriting equation 3.11 to find time
and assume that the measurement is taken at room temperature (260 Celsius or 2990 Kelvin):
(3.15)
Using 10-14 cm2 for ap, 107 cm/s for Vth and 1019/cm3 for Nv, 'tp is found to be:
Notice that from equation above, the current measured at exactly the band edge is not
sensitive with the temperature in determining the current generated from holes recombination at
exactly the edge of the bandgap. The current measurement must start exactly at 10.12 sec after
the Silicon Carbide MOS capacitor surface switch to deep depletion mode. After that, the holes
emission is exponentially dependent with temperature.
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While it is possible to measure the current in a fraction of seconds after the device turn
into deep depletion, it will be very hard to accomplish. Just for a reference, from figure 3.3: if
the time delay is 0.05 seconds, the ErEv is already above 0.6 eV at room temperature. From
about 1 second to 10 seconds, the ET-Ev difference is only about 0.1 eV.
Another way to measure the ET-Ev near the edge of band gap is by using a cooling
system. The cooling system will cool down the device to a certain temperature so that the
generation-recombination is much slower than at room temperature. Rewriting equation 3.11 to
find the temperature so that the Er-Ev is 0:
(3.16)
Using 10-14 cm2 for O'p, 107 cm/s for Vth and 1019/cm3 for Nv
T = 0 = 0° Kelvin
8.66.10-5 .In( -14 71 19 J10 ·10·10 .'Cp
The calculation above reveals that the temperature must be O~elvin (-273°C or Absolute
temperature!) in order to measure the generation-recombination of holes at exactly the band
edge and it is independent of time delay. After O~, the ET-Ev vs. Temperature depends on time
delay'tp. Using equation 3.11, the plot ofET-Ev vs. Temperature is described in figure 3.4:
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Figure 3.4: Er-Ev Vs Temperature (Kelvin) at various time delay 'tp = Isecond, 5 seconds and
10 seconds
From figure 3.4, the Er-Ev increases linearly with temperature. The slope of the line becomes
steeper as the 'tp becomes larger. Notice that at very low temperature, the time delay variation
does not affect much to the ET-Ev graph.
. 3.5 LabVIEW™ Program to measure the Thermal Stimulated Current
LabVIEW™ program is used to integrate the Materials Development Corporation
QuietChuck DC Hot Chuck System Model 490 and Keithley 617 electrometer into a single
virtual device in the computer monitor screen. The setup diagram is illustrated in Figure 3.3.
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FIGURE 3.S: Thermal Stimulated Current (TSC) Measurement Setup
The user has options to choose the voltage at the accumulation mode and the voltage at deep
depletion mode. The user can choose the number of voltage sweeping. The Hot Chuck can also
be programmed to wait for several milliseconds between increasing temperature. The minimum
temperature increase is 1<>:K or lOCo The LabVIEW™ interface window is shown in figure 3.4.
First the gate is applied a negative voltage to be in accumulation state. In this state, the
holes are attracted to the surface because of the negative gates and fill in the traps. Next, the
gate is switched to a positive voltage so that the device is in deep depletion mode. The holes are
driven away from the surface but because of a wide band gap property, the holes trapped will
not be easily emitted at low temperature. Next, the temperature is instantly raise to measure the
trapped holes released to the substrate because of the thermal energy given. The temperature
shown in the LabVIEW™ interface window is in Celsius (<>:Kelvin =°Celsius + 273).
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FIGURE 3.6: LabVIEW™ Window for Thennal Stimulated Current Measurement
3.6 Result of Thermal Stimulated Current Measurement
In the LabVIEW™ program to measure Thennal Stimulated Current, there is a delayed
time of 5 seconds from deep depletion mode until the currents are measured. Therefore during
the 5 seconds period, some of the holes trapped in the interface near the band edge are already
recombined. To be more specific, assume that O'p is 10-14 cm2, Vth is 107 cm/s and Nv is 1019/cm3
and using equation 3.11
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FIGURE 3.6: LabVIEW™ Window for Thennal Stimulated Current Measurement
3.6 Result of Thermal Stimulated Current Measurement
In the LabVIEW™ program to measure Thennal Stimulated Current, there is a delayed
time of 5 seconds from deep depletion mode until the currents are measured. Therefore during
the 5 seconds period, some of the holes trapped in the interface near the band edge are already
recombined. To be more specific, assume that O"p is 10.14 cm2, Vth is 107 cm/s and Ny is 1019/cm3
and using equation 3.11
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1
Er - Ev = -0.026 ·In( -14 7 19 ) = 0.76eV10 ·10 ·10 ·5 (3.17)
From the calculation above, the holes between the valence band and 0.76 eV have already
emitted. Therefore, the trap distributions between .the valence band and 0.76 eV cannot be
measured. What will be measured are the deep level trap distributions 0.76 eV above the
valence band.
The I - T data was plotted in Microsoft Excel to obtain good resolution. The voltage
applied at the gate was -10 volts for accumulation state and 10 volts for deep depletion state.
The temperature was taken from 299~ to 723~. The heating rate is 0.0143°C/second or 70
secondsfC. The result ofI - T measurement is plotted in figure 3.7 below:
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Figure 3.7: Current- Temperature plot
Using equation 3.12, the Current can be translated directly into interface traps Dit(ET-
.
Ev) and using equation 3.7, the ET-Ev can be calculated from temperature data. For example:
taking a data point from current vs. temperature graph in figure 34; temperature recorded is
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noe (or 345~) and the current is 5.41 . 10-41 Amps and assume that O'p is 10-14 cm2, Vth is 107
D (E -E )= 5.41.10-14 ·345 '.(10-4'345'[1.92.10 ( 1012 )-3.2]-0.0155J
It T v 1.6.10-19 .12.5.10-4.1.2.0.0143 gO.0143
And the calculation to get ET-Ey is:
Er - Ev = 0.807 eV
A complete Di1(ET-Ey) YS. ET-Ey is plotted in figure 3.8.
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Figure 3.8: Interface traps vs. Energy level, ET
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From the above measurement, the number of interface traps increases as they move
farther from the valence band. This agrees with the concept of thermal stimulated current
measurement background explained earlier. When the device is heated at a constant temperature
rate, the holes get enough energy to be excited from the trap band to the valence· band. More
holes are excited to the valence band when the temperature is increased and the result is more
current is generated in higher temperature.
However, the equation to measure the interface traps (eq. 3.12) and the equation to
measure the energy trap (eq. 3.7) does not take account the holes emission caused by the holes
emission time between th~ start of deep depletion mode in the interface of the device and the
beginning of current measurement. This is clearly shown in the initial trap energy level
recorded. The calculation from generation-recombination theory shows when the measurement
is taken at room temperature with approximately 5 seconds delay in between switching the
interface of the device to deep depletion and the start of the current measurement, the holes are
already emirtedO.76 eV above the valence band. However, if we use equation 3.8 and equation
3.12 [4], then the trap energy level starts at 0.7 eV. The equations given by J.G. Simmons and
G.W. Taylor [4] do not incorporate the holes emission time variable caused by the delay
between the start of deep depletion state at the surface of the device and the start of the current
measurement. The difference between the two methods is approximately 0.06 eV, therefore the
5 seconds delay has an effect of 0.06 eV at room temperature. The graph in figure 3.4 also
strengthens this assumption. This graph plots the ET-Ev Vs Temperature. The graph shows that
at room temperature and assuming a delay ofless than 5 seconds, the value of ET-Ev is between
0.7 eV and 0.76 eV.
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·Cbapter 4
Linear Voltage Ramp and In - VGS Measurements
4.1 Mobility Extraction Theory in Silicon Carbide
There are many factors that affect the mobility in Silicon Carbide such as Coulombic
scattering, surface roughness, interface traps, etc. In this thesis, we study the mobility of the
Silicon Carbide as a function of gate voltage in the presence of interface traps. The mobility
can be extracted using Linear Voltage Ramp (LVR) and 1D - VGS measurements.
The Linear Voltage Ramp (LVR) plots the 1G vs. VGS. The function generator applies a
triangular waveform with a certain ramp rate. The waveform sweeps from negative to positive
voltage and back to negative voltage again.
47:
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Figure 4.1: Triangular waveform effect in LVR results
31
CHAPTER 4. LINEAR VOLTAGE RAMP MEASUREMENT AND ID - VGS
MEASUREMENT
The waveform at the function generator is described as
(3.1)
where Va is the initial voltage (V), a is the ramp rate (Vis), t is the ramp time (t) and VG is
the final voltage (V).
The LVR graph in Figure 4.1 is a combination of current generated from the drain (ID)
and the current generated at the substrate (IB). To get ID, the substrate of the device must be
grounded, and the measurement is taken from the gate of the device. Refer to the figure 4.2 for
illustration.
From1p only
FIGURE 4.2: LVR results due to Drain-Source Current and due to Substrate current. In this
measurement, Substrate current is grounded so the LVR plot will be the 2nd
graph.
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The equation to derive QN from LVR measurement data is
I - aQG _aQG aVGDG----·-·--
dt aVGD dt
with
av.
-.!l!L =a =ramp rate
dt
and
aQG =C =C = Box' W .L
av. EFF ox TGD ox
Therefore, 10 can be written as
When the substrate is grounded,
From equation (3.5) and (3.6)
I = aQN .a
D at
Solving for QN'
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(3.8)
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From equation (3.8), QN is the area under the ID curve in the LVR measurement. To
find the area under the curve from the data points, the trapezoidal method is used. The curve
will be represented using many trapezoids and the area of each trapezoid will be summed to
obtain the total area. This method is very accurate if the trapezoid division is very small.
FIGURE 4.3: Trapezoidal illustration to calculate the area.
c
A
D
B Area of trapezoid =.!... D.(A - B)2
FIGURE 4.4: Trapezoidal method to get the area under 10
To relate the equation with mobility f.l:
and for small VD ,
av VD
---
By L
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Therefore combining equation 3.9 and 3.10:
(3.11)
Solving for mobility Iln:
(3.12)
Since QN is a function of VG , the mobility can be plotted as a function of VG • In the
equation above, the drain voltage 01os) cannot be determined from LVR measurement. To find
Vos, we need to measure 10 -VGS characteristic of the device. The 10 - VGS measurement and
the LVR measurement will be discuss in the next two sUb-chapters below.
4.2 Linear Voltage Ramp in Silicon Carbide MOSFET Power Devices
Measurement
LabViEw™ is an automatic data acquisition program that is used to measure the
Current Gate Vs. Gate Voltage with reference to ground. In here, we want to measure the drain
current at the gate of the device only. Therefore in the typical measurement setup, the drain of
the device and the source of the device are connected to the electrometer and the substrate of the
device is grounded. The measurement diagram is shown in Figure 4.5.
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"'
,
Channe12 Channe14
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FIGURE 4.5: Measurement setup for LYR.
The function generator HP 33120A applies a triangular waveform with a certain ramp
rate at the gate. The ramp rate can be set in the LabVIEW™ program. The substrate of the
device is grounded. The Keithley 616 digital electrometer measures the current at both the drain
and the source. The output from Keithley 616 digital electrometer and the output from HP
33120A function generator are then digitized using HP 59313A ND converter. The digital data
from the HP 59313A ND converter is sent to LabVIEW™ program in the computer to be
processed. The interface of the LabVIEW™ program is given in the next page.
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FIGURE 4.6: LabVIEW™ window for Linear Voltage Ramp Measurement
Before starting the LVR measurement, the expected current Ia must first be calculated.
The effect of capacitance from the cable and the effect from the external environment greatly
influence the result of the measurement. In order to minimize these effects, the first step is to
get the measurement data when the probe is up. This measurement gives the effect of the
. capacitance from the cable and the effect from the external environment. The second step is to
measure the current at the gate vs. the voltage between the gate and the source. The
measurement result is plotted using Microsoft Excel. With this program, the effect of
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FIGURE 4.6: LabVIEWT\1 window for Linear Voltage Ramp Measurement
Before starting the LVR measurement, the expected current IG must first be calculated.
The effect of capacitance from the cable and the effect from the external environment greatly
influence the result of the measurement. In order to minimize these effects, the first step is to
get the measurement data when the probe is up. This measurement gives the effect of the
capacitance from the cable and the effect from the external environment. The second step is to
measure the current at the gate vs. the voltage between the gate and the source. The
measurement result is plotted using Microsoft Excel. With this program, the effect of
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capacitance from the cable and t~e effect from the external environment are subtracted from the
main measurement and the result is the current at the gate itselfvs. the gate-source voltage.
1-Ramp Rate = 30mv/s1
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FIGURE 4.7: IG Vs VGS graph ofLVR method.Craw data with parasitic capacitances) CREE 4H-
SiC MOSFET: W/L = 100 J.I.m/40llm
Notice from figure 4.7 that the positive current generated when sweeping the voltage from
accumulation to deep depletion is almost equal to the negative current caused by sweeping the
voltage from deep depletion to accumulation except that the positive part of the current has a
spike around 5.5 V - 6 V. This spike could be caused by the excitation of electrons to the
conduction band. Since the positive current part does not measure exclusively the current
caused by electron-holes recombination in the interface traps, the negative part of the current
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should be used. The plot of inverted negative current (raw data) and the plot of inverted
negative current (w/o parasitic capacitance effect) are shown in figure 4.8 below. To maximize
the accuracy, the currents recorded when VGS is less than 0 V are assumed to be 0 A.
3
1ci--------------4:5E-4-3-+----------E------Ji
-10 -8 -6 -4 -2 o
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2 4 6 8 10
Figure 4.8: 10 Vs VGS graph ofLVR method - Negative Current Part (Inverted). CREE 4H-SiC
MOSFET: W/L = 100 ~m/40~m
4.3 In - VGS Measurement of Silicon Carbide MOSFET Power Device
In LVR measurement above, we obtain 10 - VGS (because 1B is grounded). However, if
we want to find the mobility, we need to find Vos. The 10 - VGS characteristic measurement also
gives the plot of 10 -VGS but with Vos defined. In this measurement, Vos is held at a small
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constant voltage. Then the voltage at VG is linearly increased. The current is measured at either
the drain or the source. The measurement setup ofIo - VGS is shown is figure 4.9 [6]
HP 4145A Semiconductor.
Analyzer
Channel ... .)1 Personal Computer
1 I 2 I 3 I 4
~ ~ l~
P-Substratc
FIGURE 4.9: Measurement setup for 10 - VGS Characteristics.
LabVIEW™ program is used for data acquisition purposes. The measurement uses a
HP 4145A Semiconductor Parameter Analyzer to apply voltage at the gate VGS and to measure
the current 10 • Then the LabVIEW™ program will plot and save the data measured in the
personal computer. Since the Threshold Voltage of Silicon Carbide power device is around 7
volts, the Gate voltage will be put in 0 to 10 volts. The drain voltage is held constant at 50 mY.
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FIGURE 4.10: LabVIEW™ program for ID - VGS Ccharacteristics
The HP 4145A has four channels intended for a four terminal device. The drain, the
source, the gate and the substrate of the Silicon Carbide Power Device must be connected to
these four connections. The LabVIEW™ interface program allows the user to choose which
connection connected to drain, source, gate or substrate.
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FIGURE 4.11: ID - VGS of CREE 4H-SiC MOSFET with WIL =100 ~m/40~m
4.4 Mobility Extraction from LVR and ID-VGS Plot
Based on graph and data points from Linear Voltage Ramp measurement at figure 4.8
and 10 - VGS characteristics measurement from figure 4.11, we can start to calculate the
mobility. The mobility will be plotted as a function of gate voltage. The gate voltage chosen
must always be above the voltage threshold of the Silicon Carbide MOSFET power device to be
in the ON-state.
Since the 10 -VGS characteristics measurement only have the positive voltage then one
side of current (ID) at LVR measurement be eliminated. Since the positive 10 has a spike at 5 -
6 volts, then the negative 10 should be used. The method is illustrated in figure 4.12.
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FIGURE 4.12: Simple illustration to relate LVR with In- VGS plot results.
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Now the mobility of Silicon Carbide Power Device can be calculated. Based on the
equation from the LVR data and the ID- Vas data, the plot of mobilityvs. gate voltage can be
plotted. Table 1 shows the values of extracted LVR measurement and ID - Vas measurement:
Vas cYo1ts) ID(Amps) QncYas) c/cm~ Iln(VGS)
4 2.07.10-11 4.15.10-14 0.00048
5 4.10-10 5.67.10-14 0.068
6 2.95.10-9 9.17.10-14 0.31
7 1.24.10-8 2.36.10-13 0.5
8 3.5.10-8 4.61.10-13 0.73
8.5 5.28.10-8 5.8.10-13 0.87
9 7.55.10-8 7.075.10-13 1.024
9.5 1.03.10-7 8.33.10-13 1.19
10 1.36.10-7 9.49.10-13 1.37
Table 4.1: Extracted data from LVR measurement and ID - VGS measurement
The plot of mobility as a function ofgate voltage is
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Figure 4.13: Mobility Vs Gate Voltage graph
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From figure 4.12, the mobility is increased as the gate voltage is increased. However as
the gate voltage is increased more, the mobility rate of increase is decreasing. To illustrate this,
when the voltage is increased from 4 to 5 volts, the mobility is increased from 0.00048 to 0.068
(1312.5%). For a complete calculation, referto table 42.
From To Percent of increase in
4V 5V 1312.5%
5V 6V 356.2%
6V 7V 63.1%
7V 8V 44.6%
8V 8.5 V 19.8%
8.5V 9V 17.4%
9V 9.5V 15.8%
9.5V 10V 15.9%
Table 42: The rate ofmobility increase percentage as the gate voltage is increased
From table 4.2, the percentage ofmobility increase becomes smaller as the gate
voltage is increased. Since Silicon Carbide is a power device, the gate voltage can be
increased more. Due to the limitation of the function generator, the voltage above 10
volts cannot be applied. It will be interesting to see if the mobility will decrease as the
gate voltage is increased above 10 volts. The mobility as a function of gate voltage
increases because in the LVR measurement, the graph is almost constant at voltage
above VT but in the ID - Vos measurement, the current IDkeep increasing as the Vos
increases. Therefore, the result according to equation 3.12 is the mobility will increase
at higher Vos.
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Chapter 5
Conclusions
The Silicon Carbide Power MOS Device is still in the stage of development and a lot of
work still needs to be done. The poor quality of the SiC/Si02 interface is one of the issues that
limit the usage of Silicon Carbide commercially. Many measurement techniques have been
developed to investigate the effect of interface trap density in the performance of Silicon
Carbide. To obtain a correct measurement, research must consider the fact that Silicon Carbide
has a wide energy bandgap.
5.1 Thermal Stimulated Current Technique
The Thermal Stimulated Current is one method to measure the interface trap density in
Silicon Carbide MOS device structure. The Current vs. Temperature plot can be reflected
directly into interface trap density vs. trap energy level. From the thermal stimulated current
measurement, the interface traps of the 6H MOS p-type capacitor increases as the energy level
move farther away from the valence band, therefore it agrees with the theoretical background.
The technique switches the surface of the device from accumulation to deep depletion and then
increases the temperature at a slow rate to notice the current effects from the generation of
electrons with respect to the temperature.
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This measurement setup requires a heating system, an optional cooling system, an
electrometer and a function generator. The duration of measurement is long because it requires
the temperature to be raised slowly from very low temperature to high temperature.
When changing the device surface from accumulation to deep depletion, the
measurement must start from low temperature so that the holes are still trapped in the surface. If
this low temperature setup is ignored, the Thermal Stimulated Current will lose its accuracy
because it will not measure the interface trap density near the band edge. Chapter 3.4 mentions
that in order to get the interface traps density exactly at the band edge, the measurement must be
taken at -273or\. (Absolute temperature!). Above -273°K, the holes will start to be emitted. The
trap energy will increase with respect to the valence band and its relationship dependent on the
time delay between the start of deep depletion state with the start of current measurement as
described in equation 3.15 (in Chapter 3).
If the low temperature setup is not available, the current measured must be taken
almost instantly after the surface of the device is turned into deep depletion state. Chapter 3.4
shows that in order to measure the current generated at exactly the edge of the energy bandgap
at any temperature, the current must be measured in 10-12 s after switching the Silicon Carbide
device to deep depletion mode. After that time, the Er-Ey is dependent with the temperature as
shown in equation 3.14. The plot of Er-Ey VS time in chapter 3 figure 3.3 shows that between
10-12 s to around 0.5 s at room temperature, the Er-Ey increases very rapidly until around 0.6
eV. Between 0.5 s to lOs, the difference of Er-Ey is only 0.1 eV.
In the result of thermal stimulated current measurement, there was a difference on
where the Er-Ey started. The equation formulated by J.G. Simmons and G.W. Taylor takes the
temperature variable into account, but not the time variable. The result is there is a difference of
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0.6 eV between the ET-Ev calculated from equation 3.7 and ET-Ev got from equation 3.14. The
0.6 eV difference is thought to be the time effect variations.
5.2 Linear Voltage Ramp and ID - VG Characteristic Techniques
Linear Voltage Ramp measurement and In - VGS Characteristic measurement are
intended to extract the mobility of the device as a function of gate voltage. The measurements
use a Semiconductor Analyzer to measure In - VGS Characteristic and a Function Generator, an
Electrometer and an analog to digital converter to measure the Linear Voltage Ramp. The
durationof the In - VGS Characteristic measurement is short. The duration of Linear Voltage
Ramp measurement varies on the ramp rate set at the function generator.
The mobility plotted as a function Of gate voltage increases as the gate voltage is raised.
From LVR measurement, the Ia starts to be constant above the threshold voltage, but in In - VGS
measurement, the current In starts to rise rapidly after the threshold voltage. Therefore
according to equation 3.12, the mobility as a function of gate voltage rises. The LVR
measurement is plotted from -10 v to 10 v range. The In - VGS measurement is plotted from 0 v
to 10 v range. Since Silicon Carbide MOS device can take more gate voltage and more drain-
source current, it is interesting to see if the mobility will decrease as the gate voltage is raised
further.
5.3 Recommendation for future work
5.3.1 Thermal Stimulated Current Measurement In MOS Device
Thermal Stimulated Current can be applied in any MOS device fabricated from other
materials such as Silicon Germanium, Gallium Nitride, etc. The LabVIEW™ program and the
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theory on how to relate the 1- T measurement plot with the trap density at different energy level
have been developed. The technique serves as another method to test the interface trap density.
The equation must be improved to incorporate time effect into account.
5.3.2 Interface Traps Effect On Mobility At Different Gate Voltage
This thesis serves as groundwork to study the effect of interface traps on electron
mobility at different voltage. The Linear Voltage Ramp and ID - VGS characteristic
measurement gives the plot of mobility vs.·gate voltage. For a Silicon Carbide device, a greater
voltage above IO volts is required in order to see the behavior ofmobility at higher voltage.
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Device Identification
At 6H-SiC DMOS 97 (Tax =400 A)
Devi.ce tested: Die 65, LM23 (view from top)
FIGURE Al.l: 6H-SiC DMOS 97
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Device Layout and Cross section:
FIGURE Al.2.: Schematic Cross Section of the n-channel SiC MOSFETs
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FIGURE Al.3: Top View of the n-channel SiC MOSFETs
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FIGURE AlA: Chip Layout ofSiC wafer
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A2 CREE2 4H-SiC MOSFET (Tox =600 A)
Device tested:
FIGURE A2.1: Chip Layout of CREE 4H-SiC wafer MOSFET
Ground
Tested
Device
Tested
FIGURE A2.2: Zoom Top View of CREE 4H-SiC MOSFET
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A3 SiC MOS Capacitor (Tax =250 A)
Device tested: A7
FIGURE A3.1: Chip Layout of SiC MOS Capacitor.
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Data Acquisition Software
During the length of this research, LabVIEW™ programs have always been used to
collect data from independent measurement equipment (i.e. lIP 33120A, Keithley 617).
LabVIEW™ is made by National Instruments and it uses GPIB interface and Serial Port
interface in the PC to send and receive data from the measurement. The LabVIEW™ is version
4.0.
B.I LabVIEW™ Purpose
The measurement procedure to test devices sometimes requires a number of
instruments. Most of the time, the data from an instrument needs to be plotted against the data
from other in other instruments. LabVIEW™ provides the ability to combine many different
devices into one virtual device through a PC and to combine many different data to be
processed in the same time.
B.2 Graphical Programming
In order to combine many different types of equipment into a single virtual device, a
LabVIEW program must be written independently according to the setup requirement. The
LabVIEW™ program uses flow chart instead of traditional programming code. This feature
makes LabVIEW™ program easier to be written and debugged.
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III
FIGURE B.!: Graphical programming.
B.3 User Friendly
LabVIEW™ interface panel is easy to use because the interface window is very similar
to the equipments itself. The measurement variables are controllable from the front panel
through a click of a mouse button or a computer keyboard. The output data can also be plotted
and/or save in ASCII file.
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FIGURE B.2: User Friendly Interface Window
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